Jitter is one of the most important parameters in design of delay locked loop (DLL) based frequency synthesizer. In this paper noise and mis matches of conventional delay cells which are mainly used in the DLLs architecture are introduced completely. First, time domain equations related to noise and mis matches of conventional delay cells are reported. Then, these equations are used to calculate jitter of DLL due to mis match and noise of delay cells. At last closed form equations are obtained which can be used in the designing of low jitter DLLs. To validate these equations, a conventional DLL is designed in TSM C 0.18um CMOS Technology.
shows the generic RF transceivers architecture [6] . In this figure up-conversion and down-conversion are driven by an oscillator [7, 8] wh ich is controlled by frequency synthesizer. DLLs and PLLs are used as a frequency synthesizer in transceivers. Jitter, power consumption and phase noise are important parameters and when there is no need to generate fractional mu lt iple of reference frequency, DLL is used instead of PLL because of its better performance. In addition, DLLs are widely used in dig ital co mmun ication circuits [9, 10, 11] [6] In design of frequency multiplier and clock and data recovery circuits, jitter is one of the most important parameters. In [12] analyses and experimental results on the jitter transfer of DLLs are reported. In this work zdomain model of DLL is used to obtain jitter transfer function of whole DLL. In [13] an all-dig ital is designed to reduce the whole jitter. To achieve this goal a duty cycle correction circu it is used. In [14] design techniques of a mult iphase clock generator using a lowjitter delay-locked loop or its array for the developments of high-resolution multi-channel time -to-digital converters is presented. The low-jitter technologies for both a single DLL and an array of DLL are also discussed in [14] .
Hence, designing a DLL with lo wer RMS jitter is of high importance. DLL has four main blocks including Chare Pu mp (CP), Phase Frequency Detector (PFD), Vo ltage Controlled Delay Line (VCDL) and Loop Filter. Non-ideal blocks and also mismatches in them result in jitter in the output of DLLs. Hence, developing an equation for describing the jitter performance of DLLs is importance. In this paper, after describ ing noise and mis match of delay cells, their impacts on DLL's jitter will be analyzed.
In the next section, the conventional DLL-based frequency synthesizer will be exp lained. Section III describes the jitter due to noisy delay cells. Simu lations and results will be presented in section IV. An edge combiner is used when multiplied output is needed. In general edge co mbiner is consist of XOR gates which comb ine the edges at the outputs of delay cells. Fig. 3 shows the DLLs outputs with five delay stages in the delay chain. As can be seen in this figure five times of reference clock can be generated in this case. In general by N delay cells in the VCDL, N times of reference clock can be obtained when N is odd and N/2 times of reference clock can be generated when N is even. In the next section conventional delay cell is introduced and then the noise and mis matches of it will be formulized. At last the effects of noise and mismatches of delay cells will be investigated in DLLs. 
II. Conventi onal Delay Locked Loop B ased Multipliers

III. Noise and Mis match of Delay Cells and Their Effects on the DLLs
Jitter in delay cells is caused by noise and mis matching. Here, we analyse jitter produced by noise and mis matching in a conventional delay cell as done in [15] .
Jitter Due to Noisy Delay Cells
The delay of a conventional delay cell shown in Fig.4 can be written as:
In-In+ 
In this equation DS  is the delay of each delay cell, V SW is the output voltage swing, I SS is the tail current of the delay cell, C L is the load capacitor and R P is the equivalent resistance of pMOS load. According to [1 6 ], the jitter of delay cells due to noise is:
Where K is Bo ltezman constant, T is temperature in Kelv in. α is constant parameter based on technology. Also, T,n V is the threshould voltage of nMOS transistor. Calculating variance of both sides of (2):
Hence, by replacing DS  from (1) into (3): 
For DLL with N delay stages, the jitter at the output of X-th delay stage can be obtained from: 
Jitter of Delay Cells Due to Delay Cells Mismatch
To find the jitter produced by mismatching in delay cells, we assume that the delay of each delay cell is equal to: 
By applying (7) to (8) , and the systematic jitter of Xth delay stage can be written as: 
IV. Simulation and Results
A conventional DLL-based frequency mult iplier has been designed in TSMC 0.18µm CM OS Technology by ADS simulator to evaluate equations obtained in section III.
It should be mentioned that all build ing blocks have been designed by CML logic and in differential fashion to have a higher speed DLL. All building b locks of the proposed DLL have been reported in [16] .
Circuit imp lementation of delay cell is shown Fig. 4 . In addition PFD and CP which are used in this design are shown in Fig.5 and Fig.6 respectively. Th is DLL has been designed to evaluate the above analysis. DLL's waveforms around the lock condition are shown in Fig.7 . To prove the validation of (19) and (20), simulat ion has been done for N=8, 12, 16, 20 in DLLs (N is number of delay stages in VCDL). The related waveforms have been shown in Fig.8 . Both simu lation and theoretical predictions show that jitter of DLL due to mis match of delay cells is maximu m at middle of VCDL (X=N/2) and minimu m at start and end of VCDL (X=0 and X=N). 
V. Conclusions
In this paper noise and mismatches of conventional delay cells have been examined. First, t ime do main equations of related to noise and mis matches of conventional delay cells have been expressed. Then, these equations were used to calculate jitter of DLL due to mis match and noise of delay cells. To evaluate these equations a conventional DLL has been designed in TSMC 0.18u m CMOS Technology. Simulat ion results prove the accuracy of theoretical predictions. 
